

Figure 1: Time counting process for the RTC

2.3 VHDL implementation of real time clock

The code for all functionalities of the real time clock was designed using a hierarchical model. The top-level module (real time clock) module contains the full design entity which determines the function of the clock. The top-level module contains three sub modules namely:

1. The Clock Divider Module
2. The Modulo Counter Module
3. The Seven Segment Display Module

2.3.1 Clock Divider Section

The clock divider section of the real time clock contains the code which provides the clock pulse needed by the clock to work perfectly. The Altera DE2-115 FPGA is designed to operate at a frequency of 50MHz. The 50MHz is not applicable for the timing in the digital clock; therefore, it needed to be reduced to the required value of 1Hz that is applicable for the digital clock. This was achieved by dividing the FPGA board oscillator frequency to obtain a frequency. This was done using the clock enable command as follows:

```

IF (CLOCK_50'EVENT AND CLOCK_50 = '1') THEN
slow_count <= slow_count + '1';

```


3. RESULTS




Figure 3: Illustrates the bird view of the register transfer level




Figure 4: Depict the implementation of the real time clock on the FPGA (Altera DE2115) board



4. CONCLUSION

The real time clock was designed and implemented using VHDL and the code was compiled using Quartus 15 software. Necessary pin assignment was done to implement the circuit on the board. The VHDL file passes the synthesis without any error. The bit was generated and downloaded onto the Altera DE2115 board to test the functionality of the clock. The circuit performed the required function as specified in figure 4 and deducing the flow summary it can be seen that the resources are efficiently utilized.

REFERENCES

1. Pantec Solutions , "pantec Solution," www.pantechsolutions.net , [Online]. Available: <http://www.pantechsolutions.net> . [Accessed 25 November 2015].
2. S. S. Usman Sammani and S. . H. Ibrahim, "Design of a Digital Clock Using Very High Speed ICHardware Description Language," *AKGEC INTERNATIONAL JOURNAL OF TECHNOLOGY*, vol. 6, no. 1, pp. 1-3, 2015.
3. I. S. Mominul, K. M. Humayun, K. M. Zahidul , A., M. Tanvir and N. Muslim, "Design and implementation of a digital clock showing digits in Bangla font using microcontroller AT89C4051," eprint arXiv:1208.0995, 08/2012.
4. K. R. Sadeque , K. Alvir and H. . A. Dilshad , "Designing Smart Multipurpose Digital Clock using Real Time Clock (RTC) and PIC Microcontroller," *International Journal of Computer Applications (0975 - 8887)*, vol. 41, no. 9, pp. 39-41, March 2012.
5. S. Areibi, "A first course in digital design using VHDL and programmable logic," *Frontiers in Education Conference, 2001. 31st Annual*, vol. 1, pp. TIC - 19-23 vol.1, 2001.
6. Real-Time Clocks (RTC) ICs - Maxim", Maximintegrated.com, 2016. [Online]. Available:<https://www.maximintegrated.com/en/products/digital/real-time-clocks.html>. [Accessed: 27- Feb-2018].
7. Javier Jalle, Mikel Fernandez, Jaume Abella, Jan Andersson, Mathieu Patte, Luca Fossati Marco Zulianello, Francisco J. Cazorla,"Contention-Aware Performance Monitoring Counter Support for Real-Time MPSoCs", 2016.
8. Mohd Alias, M.N.A., Mohyar, S.N. "Architectural design proposal for a real-time clock for Wireless microcontroller unit" (2017) EPJ Web of Conferences, 162, art. no. 01072.
9. David Ruffieux, Franz Pengg, Nicola Scolari, Frédéric Giroud, Daniel Severac, Thanh Le, Silvio Dalla Piazza, Olivier Aubry, "11.5 A 3.2×1.5×0.8mm³ 240nA 1.25-to-5.5V 32kHz- DTCXO RTC module with an overall accuracy of μ 1ppm and an all-digital 0.1ppm compensation-resolution scheme at 1Hz", 2016 IEEE International Solid-State Circuits Conference (ISSCC), 31 Jan.-4 Feb. 2016, San Francisco, CA, USA.
10. Ju-Hyun Park, Sung Han Do, Sung Jin Kim, Ho-Cheol Ryu, and Kang-Yoon Lee, "A Design of 4.19MHz Real Time Clock Generator with Triple mode for Fast settling, Current Reduction and Low Noise in 0.18 μ m CMOS ", 2016.
11. Pyoungwon Park, David Ruffieux, and Kofi A. A. Makinwa, "A Thermistor-Based Temperature Sensor for a Real- Time Clock With 2 ppm Frequency Stability ", *IEEE Journal of Solid-State Circuits (JSSC)*, Vol. 50, No. 7, 2015.