

Figure 1: Time counting process for the RTC

### 2.3 VHDL implementation of real time clock

The code for all functionalities of the real time clock was designed using a hierarchical model. The top-level module (real time clock) module contains the full design entity which determines the function of the clock. The top-level module contains three sub modules namely:

1. The Clock Divider Module
2. The Modulo Counter Module
3. The Seven Segment Display Module

#### 2.3.1 Clock Divider Section

The clock divider section of the real time clock contains the code which provides the clock pulse needed by the clock to work perfectly. The Altera DE2-115 FPGA is designed to operate at a frequency of 50MHz. The 50MHz is not applicable for the timing in the digital clock; therefore, it needed to be reduced to the required value of 1Hz that is applicable for the digital clock. This was achieved by dividing the FPGA board oscillator frequency to obtain a frequency. This was done using the clock enable command as follows:

```

IF (CLOCK_50'EVENT AND CLOCK_50 = '1') THEN
slow_count <= slow_count + '1';
  
```



### 3. RESULTS




Figure 3: Illustrates the bird view of the register transfer level




Figure 4: Depict the implementation of the real time clock on the FPGA (Altera DE2115) board

